In thispapel: we describe formal modelling of the digital signal processors of the family ADSP-2100 using the HOL (Higher Order Logic) theorem prover While spec& ing the behavior and implementation of the processor, we solved theproblem of complexify related to the large number of parameters by using a structured method based on our knowledge about the processor architecture. We show details of the specpication strategy used and display few illustrative examples,
INTRODUCTION
Hardware and software systems are growing everyday in scale and functionality. This increase in complexity increases the number of subtle errors. Moreover, some of these errors may cause catastrophic loss of money, time, or even in many cases human life. A major goal of system design is to enable developers to construct systems that operate reliably despite this complexity. One way of achieving this goal is by using formal methods, which are mathematically-based languages, techniques, and tools for specifying and verifying such systems [ 91.
Only recently have we begun to see a more promising picture for the future of formal methods. For hardware verification, industry is adopting techniques like model checking and theorem proving to complement the more traditional one of simulation. Researchers and practitioners are performing more and more industrial-sized case studies, and thereby gaining the benefits of using formal methods. Actually there are many tools performing hardware verification. Principally the two approaches model checking and theorem proving are getting more interest. Notable examples about using formal methods for processors specification and verification are described in the literature. The most related to our study is the Motorola CAP [5] . During 1992-1996 Brock of Computational Logic, Inc., working in collaboration with Motorola designers, developed an ACL2 specification of the entire Motorola Complex Arithmetic Processor (CAP), a microprocessor for digital signal processing (DSP). The CAP is one of the most complicated microprocessor yet formalized (with instruction set allowing the simultaneous modification of well over 100 registers in a single instruction). The formal specification tracked the evolving design and included a simpler non-pipelined view that was proved equivalent on a certain class of programs [4] .
The verification of the processor ADSP-2100 is very similar in complexity to the Motorola CAP. However, our objective is to specify and later verify the full instruction set of the processor using the theorem prover HOL [6] .
The ADSP-2100 family is a collection of prog"ab1e singlechip microprocessors that share a common base architecture optimized for digital signal processing (DSP) and other high-speed numeric processing applications. The various family processors differ principally in the type of on-chip peripherals they add to the base architecture. On-chip memory, a timer, serial port(s), and parallel ports are available in different members of the family.
The HOL system is an interactive environment for machine-assisted theorem-proving in higher-order logic [6] . The HOL logic is simple but expressive, incorporating higher-order functions and Milner-style polymorphism [3] . HOL uses the programming language ML [ 111 to program proof strategies. Theorems are encoded via an abstract type whose only constructors are the primitive inference rules of the logic. The strength of HOL comes from two principles proprieties. First backward (goaldirected) proof is supported, and may be freely mixed with forward proof. Second, adherence to definitional extension guarantees that the consistency of the logic is not compromised [ 11. The rest of the paper is organized as follows. In Section 2, we describe the ADSP-2100 processor architecture. In Section 3, we present the methodology used in the specification process. This latter will be detailed in Section 4. Finally, in Section 5, we outline the general conclusions and point out to future work.
Opcode Identifier

THE ADSP-2100 FAMILY
Opcode Parameters
Basic Units
The processors of the ADSP-2100 has three separated computational units: Arithmetic and Logic Unit (ALU), Multiplier/Accumulator (MAC) and the Barrel Shifter (Figure 1 ). These units treat 16 bits fixed point data [3] .
The two Address Generators and the Program Sequencer are responsible of the addressing management. The use of two address generators allow the execution of two data reading (fetch) from the extemal memory. The program sequencer has some embedded units allowing the execution of internal loops which increases the efficiency of the processor [ 121.
The principal characteristic of this family of processors is that it is based on a modifiled Harvard architecture [8] . In fact, data is stored in both the data and the program memories. This is very important because it allows the execution of two instructions in the same clock cycle. 
Instruction Set ofthe ADSp-2100 Family
tions are composed of two parts: the first is a memory access (for reading or writing) and the second is an operand execution (ADD OPemndfOrexamPle).
The general format of the instructions is given in Fig The instruction set of the ADSP-2100 family are characterized by the classification of the instructions and the multiplicity of instructions per command [2] . In fact, the h m c t i o n s aTe classified by the concerned unit. In words, the instructions of the ALU have the same format that is different form that of the program sequencer for example. On the other hand, the majority of the instruc- 
GENERAL METHODOLOGY
We propose to define a methodology for the specification and verification of the ADSP-2100 processor. This methodology will satisfy certain characteristics to guarantee its capability to deal with the processor features, to take advantage from the processor architecture and to prepare the proof goal in the simplest way to the HOL system.
In fact, the complexity of a DSP processor in terms of number of variables, variable types and the variety of instrucions makes it impossible the use of the direct way
The methodology that we defined includes four principle steps:
(1) Simplification of the processor units specifications.
(2) Construction of the specification of the implementation of the processor. In this paper, we will focus on the first three specification steps. The verification step is described elsewhere [7] 4, FORMAL SPECIFICATION
In our case the formal specification concems two parts: the specification of the hardware and the specification of the behavior. The final goal is to simplify the proofs as much as possible. For this reason, we started by specifying the units of the processor. Then we wrote a functional specification of these units. Our first task was then to make the proof of the following implication: "hardware representation* functional representation for every unit."
This will allow us to manipulate simpler representations of the units during the verification phase. In fact, this will give us a high level representation of the units omitting the internal signals and therefore minimizing the number of parameters.
Components Specification
The f i i t step in the specification of the processor is to specify the basic components that will serve in the construction of the specification of the units of the processor. The basic components that we specified are the multiplexers, registers, buses and memories.
The following specification presents the case of one multiplexer which has two inputs the first of type Word8 (8 bits) and the second of type WordI6 (16 bits), and one output of type Word8 (8 bits). The selection between the two inputs is done according to the value of the boolean parameter input-select which, when set to true (T) gives the first input to the output and when set to false (F) gives the second input to the output:
Iterative Units Specification
For every unit of the processor, we also defmed a behavioral specification and a hardware specification of the unit. This is done to simplify the instruction verification task by manipulating a simple representation of the processor. Next, we use the ALU unit as example to describe our approach.
The ALU is the unit responsible for the arithmetic and logic operations. It is composed of a group of input registers, a group of output registers, many multiplexers and one base unit making the arithmetic and logic operations.
In the functional specification of the ALU we tried to represent this unit in a simple and optimized way. Our representation is composed of three parts: the selection of the inputs, the selection of the appropriate hnction and the storage of the result.
An important remark is that all the types used within the ALU are the same (Wordld: 16 bits in this case). Therefore, it is possible to use a single abstract type to represent all parameters of this unit. This is very important because it allows us to do generic proofs that are independent from the sizes of the buses or the registers. This way our proofs are true even for systems considering data types either than WordI6.
Functional Specification of the ALU.
In the h ctional specification of the ALU we tried to represent this unit in a simple and optimized way. Our representation is composed of three parts: the selection of the inputs, the selection of the appropriate function and the storage of the result.
Inputs Identzjkation: The inputs of the base unit of the ALU depend on the multiplexers at the input of the registers AXand AY and on the two inputs X and Y (see Figure   4 ). In our representation we selected the value of input of this unit directly from the values of control of the multiplexers. These commands are in our case: ALUMUXXinput, ALUMUXEnput, Minputselect and AYinputselect.
Selection of the Appropriate Function: The function that will be executed by the ALU comes from the instruction by means of the Program Sequencer. The parameter Functioncode identifies the actual operation. This parameter is read from the AMF field in case of the ALU instructions (see Figure 3) . Dura Storage: At the end of the operation of the ALU, the result has to be stored either in the register AF only or in both registers AF and AA. This result can be either written in the program or data memories by means of the R bus.
ALU Specification Construction.
The ALU is formed by many components provided in a multi-pages hardware description. If we consider that the processor core contains 8 other units more complex than the ALU, we can easily deduce that the problem of verification of the instruction set will be impossible if we will not simplify the units specifications. In fact, we will deal with thousands of parameters and a very long specification. Table 1 describes the steps; that we used to make the proof of the implication betwleen the hardware specification of the ALU and its behavioral specification. In the fust step, we considered a sub-system of the ALU containing the base unit of the arithmetic and logic operations and the selection of the first input Y. Then in the second step, we considered the registers AY and AR. By adding to each iteration a new set of compon,ents we ended by representing the full ALU unit.
The ALU specification coristruction is detailed in Figure 4, . We start by specifying the basic ALU unit only. Then progressively we add the other components (registers, multiplexers ...) one by one. In each iteration we eliminate some intemal signals fiom the ALU specification. For example, in the "iteration 2" the new specification of the A.LU will not contain any connection between the register .AF and the basic ALU unit. This register will be represented as a parameter of the new specification and not as a component. In the final itexation, we will get the functiorxi1 specification of the ALlJ as a single box. Therefore, it is proved that the ALU can be specified as a short yet simple unit that can be easfly manipulating while constructing the N1 processor specification and during the proofs of the full instruction set. 
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Processor Specification Construction
After simplifying all the processor units, we were able to construct the full processor specification. However, keeping in mind that the simpler is processor specification, the easier is the instruction set verification, we add another step to the specification process. In place of a unique representation of the processor, we formed an instruction-dependent processor specification ( Figure 5) . In other words, the processor is described as a set of representations. Each of these representations is related to one of the opcodes. This way, we simplify the processor representation without modifying its behavior since each opcode concerns only a subset of units of the processor.
Global Representation of the Processor: This representation contains a fill description of the processor. It contains all the inputs and outputs.
Instruction Specific Representation of the Processor: This representation takes into account the knowledge of the way the processor is working. In fact, we only take into account the units related the instruction being executed. For example, if an instruction concems only the ALU, there is no need to add the specification of the MAC. This way, we are looking to the system differently depending on each instruction.
If we consider the example of the opcode represented in Figure 3 , then the representation of the processor is the one given in Figure 6 for the case of the ALU operation with program and data memory read. In comparison to the global representation of the processor given previously in Figure 1 , the new representation includes only the ALU, the Program Sequencer and the first Data Address Generator. So the internal size of the processor is reduced by the half since the MAC, the Shifter, the second address generator and the inter-bus transfer units are not included. We have to notice that this reduction of the size of the processor do not affect its behavior since the "ALU operation with data and program memory read" does not concern the other units.
Currently, the construction of the instruction specific representation of the processor is done manually. However, we plan to automate this procedure in future work. In fact, the construction of this specification requires only the definition of the table of correspondence between the instructions and the units that are involved in the instruction. 
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CONCLUDING REMARKS
In this paper, we investigated the formal specification of the DSP ADSP-2100 processor using the HOL theorem prover. The main contributions of this work are: (1) the specification of both the behavioral and structural representation of a commercial DSP chip; (2) the specification of any other DSP processor w i l l be a matter of adapting and reusing the specification that we made; and (3) the behavioral and the structural specification of the processor are reduced enough to allow the verification of the full instruction set. For instance, without malang a simplification of the units specifications, it will be impossible to make the verification of the ADSP-2100 processor using HOL. In fact, the specification of such a complex system took more than 100 pages.
